Added example2 with couple verilog files